Number Systems:

Many number systems are in use in digital technology. The most common are the decimal, binary, octal, and hexadecimal systems. The decimal system is clearly the most familiar to us because it is the tool that we use everyday. Examining some of its characteristics will help us to better understand of other systems.

Decimal System:

The decimal system is composed of 10 numerals or symbols. These symbols are 0,1,2,3,4,5,6,7,8,9; using these symbols as digits of a number, we can express any quantity. The decimal system is also called the base-10 system. The decimal system is a positional-value system in which the value of a digit depends on its position. For example, consider the decimal number 453. We know that the digit 4 actually represents 4 hundreds (400), the 5 represents 5 tens (50), and 3 represents 3 units.

In essence, the 4 carries the most weight of these digits; it's referred to us the most significant digit (MSD). The 3 carries the least weight and is called the least significant digit (LSD).

Example: consider the decimal number 27.35; this number is actually equal to:

The decimal point is used to separate the integer and the fractional parts of the number. $10^1 \quad 10^0 \qquad 10^{-1} \quad 10^{-2}$



Binary System:

In the binary system there are only two symbols or possible digit values, 0 and 1. Even so, this base-2 system can be used of represent any quantity can be represented in decimal or other number systems. The binary number system of Table (1) is nothing more than a code. After some practice, it becomes almost as familiar as the decimal number system.

—

Quantity	Binary No.	Decimal No.
None	0	0
	1	1
	01	2
	11	3
	100	4
	101	5
	110	6
	111	7

Binary-to-Decimal Conversion:

The binary number system is a positional system where each binary digit (Bit) carries a certain weight based on its position relative to the LSB (Least Significant Bit). Any binary number can be converted to its decimal equivalent simply by summing together the weights of the various positions in the binary number which contain a 1. To illustrate:

1 1 0 1 1 (Binary) $2^{4} + 2^{3} + 2^{2} + 2^{1} + 2^{0} = 16 + 8 + 2 + 1$ $= 27_{(10)}$ (Decimal)

Let's try another example with greater number of bits.

1	0	1	1	0	1	0	1		(Binary)
2 ⁷ +	2 ⁶ +	$2^{5} +$	2 ⁴ +	2 ³ +	$2^2 +$	2 ¹ +	2 ⁰ =	181(10)	(Decimal)

Example: find the decimal equivalent of the 0.1101?

As far as mixed numbers are concerned (number that have an integer and fractional part), the weights for a mixed number are:





Hence: 0.1101₍₂₎ =0.8125₍₁₀₎

Example: convert binary 110.001 to a decimal number

Decimal-to-Binary Conversion:

One way to convert a decimal number into its binary equivalent is to reverse the process described in the binary to decimal conversion paragraph. For instance, suppose you want to convert decimal 9 into the corresponding binary number. All you need to do is express 9 as a sum of power of 2, and then write 1's and 0's in the appropriate positions.

9 = 8 + 1 = 8 + 0 + 0 + 1= $2^3 + 2^2 + 2^1 + 2^0$ = 1 0 0 1 (Binary)

As another example,

25=16+8+1=16+8+0+0+1

1 1 0 0 1 (Binary)

Amore popular way to convert decimal number to binary numbers is the (repeated division). This method requires repeatedly dividing the decimal number by 2 and writing down the reminders after each division until a quotient of 0 is obtained. Note that the binary result is obtained by writing the first reminder as the LSB and the last reminder as the MSB. Let us convert decimal 25 to its binary equivalent using the repeated division method.



As far as fractions are concerned, it is possible to multiply by 2 and record a carry in the integer position. As an example, convert 0.625 to binary fraction.

By taking the carries in forward order, we get (0.101) which is the binary equivalent of 0.625 $0.625 \times 2=1.25 = 0.25$ with a carry of 1 $0.625 \times 2=0.5$ with a carry of 0 $0.5 \times 2=1.0 = 0$ with a carry of 1

Example: convert $21.6_{(10)}$ to a binary number.

Split 21.6 into an integer of 21 and a fraction of 0.6, and apply repeated division to each part.

 $0.6\times2=1.2=0.2$ with a carry of 1 $0.2\times2=0.4$ with a carry of 0 $0.4\times2=0.8$ with a carry of 0 $0.8\times2=1.6=0.6$ with a carry of 1 $0.6\times2=1.2=0.2$ with a carry of 1

This conversion of fractional part is an approximation value because we terminated the conversion after five bits. If more accuracy is needed, continue multiplying by 2 until you have as many digits as necessary.

and

 $\frac{21}{2} = 10 + \text{Remainder } 1 \longrightarrow LSB$ $\frac{10}{2} = 5 + \text{Remainder } 0$ $\frac{5}{2} = 2 + \text{Remainder } 1$ $\frac{2}{2} = 1 + \text{Remainder } 0$ $\frac{1}{2} = 0 + \text{Remainder } 1 \longrightarrow MSB$

hence: $21.6_{(10)} = (1 \ 0 \ 1 \ 0 \ 1.1 \ 0 \ 0 \ 1 \ 1)_2$

Octal Number System:

The octal number system is very important in digital computer work. the octal number system has a base of 8, meaning it has eight possible digits: 0,1,2,3,4,5,6,7. Thus, each digit of an octal number can have any value from 0 to 7. The digital positions in an octal number have weights as follows:



Octal-to-Decimal Conversion:

An octal number can be easily converted to its decimal equivalent by multiplying each octal digit by its positional weight. For example:

$$372_{(8)} = 3 \times 8^2 + 7 \times 8^1 + 2 \times 8^0$$

$$=3\times64+7\times8+2\times1=250_{(10)}$$

Example: convert $24.6_{(8)}$ to its decimal equivalent.

$$24.6_{\scriptscriptstyle (8)} = 2 \times 8^{1} + 4 \times 8^{0} + 6 \times 8^{-1}$$
$$= 2 \times 8 + 4 \times 1 + 6 \times 0.125 = 20.75_{\scriptscriptstyle (10)}$$

Decimal-to-Octal Conversion:

A decimal integer can be converted to octal by using the same repeated division method that have been used in the decimal-to-binary conversion, but with a division factor of 8 instead of 2. An example is shown below:



For decimal fractions, multiplying instead of dividing, writing the carry into the integers position. An example of this is to convert 0.23 into an octal fraction.

$$0.23 \times 8 = 1.48 = 0.84$$
 with a carry of 1
 $0.84 \times 8 = 6.72 = 0.72$ with a carry of 6
 $0.72 \times 8 = 5.76 = 0.76$ with a carry of 5

The process is terminated after three places; if more accuracy were required, we continue multiplying to obtain more octal digit.

Octal-to-Binary Conversion:

The primary advantage of the octal number system is the ease with which conversion can be made between binary and octal numbers. The conversion from octal to binary is performed by converting each octal digit to its 3-bit binary equivalent. The eight possible digits are converted as indicated in Table (2).

Table (2)

Octal No.	0	1	2	3	4	5	6	7
Binary Equivalent	000	001	010	011	100	101	110	111

For example, 472₍₈₎ is converted to its binary equivalent as follows:-

Example: convert 34.562⁽⁸⁾ to its binary equivalent.

$$34.562_{(8)} = 011100.101110010_{(2)} \qquad 3 \quad 4 \quad \cdot \quad 5 \quad 6 \quad 2$$

$$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$$

$$011 \quad 100 \quad \cdot \quad 101 \quad 110 \quad 010$$

Binary-to-Octal Conversion:

Converting from binary integers to octal integers is done by grouping the binary bits into groups of three bits starting at the LSB. Then each group is converted to its octal equivalent.

Example: convert 100111010₍₂₎ to octal system.

$$100111010_{(2)} = 472_{(8)}$$

$$100 \quad 111 \quad 010$$

$$\downarrow \qquad \downarrow \qquad \downarrow \qquad \downarrow$$

$$4 \quad 7 \quad 2$$

Example: convert $11010110_{(2)}$ to its octal equivalent.

Sometimes the binary number will not have even groups of 3bits. For this case, extra 0's can be added to the left of the MSB of the binary number to fill out the last group as shown below:



Example: convert $1011.01101_{(2)}$ to octal system.

$$1011.01101_{(2)} = 13.32_{(8)}$$

$$Two added Zeros$$

$$1 \quad 011 \quad 011 \quad 011 \quad 011 \quad 011 \quad 012 \quad 012$$

Hexadecimal Number System:

The hexadecimal system uses base 16. Thus, it has 16 possible digit symbols. It uses the digits 0 through 9 plus the letters (A,B,C,D,E and F) as the 16 digit symbols. Table (3) shows the relationships among hexadecimal, decimal, and binary digits.

Table (3)		
Hexadecimal	Decimal	Binary
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
А	10	1010
В	11	1011
С	12	1100
D	13	1101
E	14	1110
F	15	1111

Hex-to-Decimal Conversion:

a hex number can be converted to its decimal equivalent by using the fact that each hex digit position has a weight that is a power of 16. the LSD has a weight of $16^0 = 1$, the next higher digit has a weight of $16^1 = 16$, the next higher digit has a weight of $16^1 = 16$, the next higher digit has a weight of $16^2 = 256$, and so on. The conversion is demonstrated in the examples below:

$$356_{(16)} = 3 \times 16^2 + 5 \times 16^1 + 6 \times 16^0$$
$$= 768 + 80 + 6 = 854_{(10)}$$

$$2AF_{(16)} = 2 \times 16^{2} + 10 \times 16^{1} + 15 \times 16^{0}$$
$$= 512 + 160 + 15 = 687_{(10)}$$

Decimal-to-Hex Conversion:

Recall that we did decimal-to-binary conversion using repeated division by 2, and decimal-to-octal conversion using repeated division by 8. Likewise, decimal-to-Hex conversion can be done using repeated division by 16.

Example: convert $423_{(10)}$ to hex.



Example: convert $214_{(10)}$ to hex.



Hex-to-Binary Conversion:

Each Hex digit is converted to its 4-bit binary equivalent. This is illustrated below for $9F2_{(16)}$.

$$9F2_{(16)} = 100111110010_{(2)}$$



Binary-to-Hex Conversion:

This conversion is just the reverse of the process of Hex-to-Decimal conversion. The binary number is grouped into groups of 4bits, and each group is converted to its equivalent hex digit as in the example below:



Review Questions:

- 1. What is the binary equivalent of decimal number 363? convert to octal and then to binary?
- 2. What is the largest number that can be represented using 8 bits?
- 3. What is the decimal equivalent of $1101011_{(2)}$?
- 4. What is the next binary number following $10111_{(2)}$ in the counting sequence?
- 5. What is the weight of the MSB of a 16-Bit number?
- 6. Convert $614_{(8)}$ to decimal?
- 7. Convert $146_{(10)}$ to octal?
- 8. Convert 24CE₍₁₆₎ to decimal?
- 9. Convert $3117_{(10)}$ to hex, then from hex to binary?
- 10. Solve for x in the following equation: $1011.11_{(2)} = x_{(10)}$?
- 11. Solve for x in the following equation: $174.3_{(8)} = x_{(10)}$?
- 12. Solve for x in the following equation: $10949.8125_{(10)} = x_{(2)}$?
- 13. Solve for x in the following equation: $2C6B.F2_{(16)} = x_{(2)}$?

Arithmetic Operation

Addition of Binary Numbers:

The addition of two binary numbers is performed in exactly the same manner as the addition of decimal numbers. Only four cases can occur in adding the two binary digits (bits) in any position. They are:

0+0=0 1+0=1 0+1=1 1+1=0 with carry 1 1+1+1=1 with carry 1

Examples:

011	(3)	1001 (9)	11.011	(3.375)	1010 (10)
+ 110	(6)	+ 1111 (15)	+ 10.110	(2.750)	+1101 (13)
1001	(9)	11000 (24)	110.001	(6.125)	10111 (23)

Subtraction of Binary Numbers (Using Direct Method):

The four basic rules for subtracting binary digits are:

0-0=0 1-1=0 1-0=1

0-1=1 with borrow 1

Examples:

nles		when 1 is borrowed, a 0 is left.
		when 1 is borrowed, making 10 instead of 0
11 (3)	11 (3)	101 (5)
<u>- 01 (1)</u>	<u>-10 (2)</u>	<u>-011 (3)</u>
10 (2)	01 (1)	010 (2)

Subtraction of Binary Numbers (Using Complement Method):

The 1's complement and the 2's complement of a number are important because they permit the representation of negative numbers. The method of 2's complement arithmetic is used in computer to handle negative numbers.

 1's complement: the 1's complement form of any binary number is obtained simply by changing each 0 in the number to a 1 and each 1 to a 0. In other word, change each bit to its complement. For example:



 $\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 1 \\
\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \\
1 \ 0 \ 0 \ 1 \ 0 \ 1
\end{array}$

1's complement

Binary No.

 2's complement: the 2's complement form of a binary number is formed simply by taking the 1's complement of the number and adding 1 to the least significant bit position.

2's complement = (1's complement) +1

Example: find 2's complement of 10110010.

1 0 1 1 0 0 1 0 $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ 0 1 0 0 1 1 0 1 + 1 0 1 0 0 1 1 1 0 1's complement adding 1 2's complement

Example: find $11010_{(2)} - 10000_{(2)}$ using 1's complement method (Case 1).



Example: find $10000_{(2)} - 11010_{(2)}$ using 1's complement method (Case 2).



Example: find $11010_{(2)} - 10000_{(2)}$ using 2's complement method (Case 3).



Example: find $10000_{(2)} - 11010_{(2)}$ using 2's complement method (Case 4).



Multiplication of Binary Numbers:

The numbers in a multiplication are the *multiplican*d, the *multiplier*, and the

product. These are illustrated in the following decimal multiplication:-

the multiplication rules for binary numbers are:

 $0 \times 0 = 0$

 $0 \times 1 = 0$ $1 \times 0 = 0$ $1 \times 1 = 1$ $8 \longrightarrow multiplicand$ $\times 3 \longrightarrow multiplier$ product

Example: find the product of $100_{(2)}$ and $010_{(2)}$.

Division of Binary Numbers:

The numbers in a division are the *dividend*, the *divisor*, and the *quotient*.

These are illustrated in the following standard.

to illustrate, consider the following division examples:

1	_	-	_	-	-	-	-	-	-	-	-	-	-ι
L													1
1													
1													
L	_	_	_	_	_	_	_	_	_	_	_	_	_1

$9\div 3=3$	$10 \div 4 = 2.5$	$5 \div 2 = 2.5$
0011	0010.1	010.1
<u>11</u> 1001	1 <u>00</u> _1010	<u>10</u> 101
<u>011</u>	<u>100</u>	<u>10</u>
0011	00100	0010
<u>0011</u>	<u>100</u>	<u>10</u>
0000	000	00

Addition of Hexadecimal Numbers:

Hex numbers are used extensively in machine-language computer programming and in conjunction with computer memories. When working in these areas, there will be situations where hex numbers have to be added or subtracted. The addition can be done in the same manner as decimal addition. Let's add the hex numbers 58 and 24, 58 and 4B.

$$58 \qquad 3AF \qquad 58 \\ + 24 \qquad + 23C \qquad + 4B \\ 7C \qquad 5EB \qquad A3$$

Examples: add the following hexadecimal numbers.

(a) $23_{(16)}+16_{(16)}$ (b) $58_{(16)}+22_{(16)}$ (c) $DF_{(16)}+AC_{(16)}$ 23 right column: $3_{(16)}+6_{(16)}=3_{(10)}+6_{(10)}=9_{(10)}=9_{(16)}$ $\frac{+16}{39}$ left column: $2_{(16)}+1_{(16)}=2_{(10)}+1_{(10)}=3_{(10)}=3_{(16)}$

 $\begin{array}{ll} 58 & \mbox{right column: } 8_{(16)} + 2_{(16)} = 8_{(10)} + 2_{(10)} = 10_{(10)} = A_{(16)} \\ + 22 & \mbox{left column: } 5_{(16)} + 2_{(16)} = 5_{(10)} + 2_{(10)} = 7_{(10)} = 7_{(16)} \\ \hline 7A & \end{array}$

$$\begin{array}{ll} DF & \mbox{right column: } F_{(16)} + C_{(16)} = 15_{(10)} + 12_{(10)} = 27_{(10)} \\ & = 27_{(10)} - 16_{(10)} = 11_{(10)} = B_{(16)} \mbox{ with a carry of } 1 \\ \hline + AC & \mbox{left column: } D_{(16)} + A_{(16)} + 1_{(16)} = 13_{(10)} + 10_{(10)} + 1_{(10)} = 24_{(10)} \\ \hline & = 24_{(10)} - 16_{(10)} = 8_{(16)} \mbox{ with a carry of } 1 \\ \hline \end{array}$$

Subtraction of Hexadecimal Numbers (Using Direct Method):

Reverse operation of addition may be used as a direct way to subtract hexadecimal numbers as shown in the following examples:

D3A right column: $A_{(16)} - 4_{(16)} = 10_{(10)} - 4_{(10)} = 6_{(10)} = 6_{(16)}$ F4 middle column: $3_{(16)}$ - $F_{(16)}$ = $3_{(10)}$ - $15_{(10)}$ (need borrow) C46 $= 19_{(10)} - 15_{(10)} = 4_{(10)} = 4_{(16)}$ left column: $D_{(16)} - 1_{(16)} = C_{(16)}$

84 right column :
$$4_{(16)}$$
- $A_{(16)} = 4_{(10)}$ - $10_{(10)}$ (need borrow)
= $20_{(10)}$ - $10_{(10)}$ = $10_{(10)}$ = $A_{(16)}$
5A left column : $8_{(16)}$ - $2_{(16)}$ - $1_{(16)}$ = $5_{(16)}$

$$5A \qquad \text{left column} : 8_{(16)} - 2_{(16)} - 1_{(16)} = 5_{(16)}$$

Subtraction of Hexadecimal Numbers (Using Complement Method):

Remember that hex numbers are just an efficient way to represent binary numbers. Thus we can subtract hex numbers using the same method we used for binary numbers. In order to find the complement of hex numbers, two ways are found

first way:

7	3	А	→ hex number
0111	0011	1010	→ convert to binary
1000	1100	0101	→ 1's complement representation
1000	1100	0110	→ 2's complement representation
8	С	6	conversion back to hex

• Second way: this procedure is quicker, subtract each hex digit from F, and then add 1. let's try this for the same hex number from the example above:

F	F	F	
<u>-7</u>	-3	-A	→ Subtract each digit from F
8	С	5	
		+1	\longrightarrow adding 1
8	С	6	\longrightarrow hex. Equivalent of 2's comp.

Example: subtract $3A5_{(16)}$ from $592_{(16)}$.

First, covert 3A5 to its 2's complement form by using either method presented above. The result is C5B. Then add this to 592.



Example: subtract the following hexadecimal numbers:

(a) 84 - 2A (b) C3 - 0B

For branch (a): the 2's complement of 2A = D6



For branch (b): the 2's complement of 0B = F5



Multiplication of Hexadecimal Numbers:

The multiplication of hex numbers is well illustrated in the following

example:

$$\begin{array}{ll} 3A & \mbox{right column}: A_{(16)} \times F_{(16)} = 10_{(10)} \times 15_{(10)} = 150_{(10)} = 96_{(16)} \\ \times & F & = 6 \mbox{ with carry } 9 \\ \hline 366 & \mbox{left column}: 3_{(16)} \times F_{(16)} + 9_{(16)} = 3_{(10)} \times 15_{(10)} + 9_{(10)} = 45_{(10)} + 9_{(10)} = 54_{(10)} \\ = 36_{(16)} \end{array}$$

Review Questions:

1. perform the following binary additions:

(a) 1101+1010 (b) 10111+01101

- 2. perform the following binary subtractions:
 - (a) 11101-0100 (b) 1001-0111
- 3. perform the indicated binary operation:

(a) 110×111 (b) $1100 \div 011$

4. determine the 1's complement of each binary number:

(a) 11010 (b) 001101

5. determine the 2's complement of each binary number:

(a) 10111 (b) 010001

6. subtract the hexadecimal numbers:

(a) $75_{(16)}$ - $21_{(16)}$ (b) $94_{(16)}$ - $5C_{(16)}$

7. add the hexadecimal numbers directly:

(a) $18_{(16)} + 34_{(16)}$ (b) $3F_{(16)} + 2A_{(16)}$

- 8. multiply the following pairs of binary numbers:
 - (a) 101.101 × 110.010 *Ans.:100011.00101*
 - (b) 0.1101 × 0.1011 *Ans.:0.10001111*
- 9. perform the following divisions:

(a)	$10110.1101 \div 1.1$	Ans.:1111.0011
(b)	111111 ÷ 1001	Ans.:111

Digital Codes

<u>1- Binary Coded Decimal (BCD):</u>

When numbers, letters, or words are represented by a special group of symbols, this is called encoding, and the group of symbols is called a code. Probably one of the familiar codes is the Morse code, where series of <u>dots</u> and <u>dashes</u> represent letters of the alphabet. We have seen that decimal numbers can be represented by an equivalent binary number. The group of 0s and 1s in the binary number can be thought of as a code representing the decimal number. When a decimal number is represented by its equivalent binary number, we call it (straight binary coding). We have seen that conversion between decimal and binary can become long and complicated for large numbers. For this reason, a means of encoding decimal numbers that combines some features of both the decimal and binary systems is used in certain situations.

The 8421 code is a type of binary coded decimal (BCD) code. Binary coded decimal means that each decimal digit, 0 though 9, is represented by a binary code of 4 bits. The designation 8421 indicates the binary weights of the four bits $(2^3, 2^2, 2^1, 2^0)$. The ease of conversion between 8421 code numbers and the familiar decimal numbers is the main advantage of this code. All you have to remember are the ten binary combinations that represent the ten decimal digits as shown in Table (1). The 8421 code is the predominant BCD code, and when referring to BCD, it always means the 8421 code unless otherwise stated.

Table (1)	-									
Decimal digit	0	1	2	3	4	5	6	7	8	9
BCD	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001

To illustrate the BCD code, take a decimal number such as 874. Each digit is changed to its binary equivalent as follows:



It's also important to understand that a BCD number is not the same as a straight binary number. a straight binary code takes the complete decimal number and represents it in binary; the BCD code converts each decimal digit to binary individually . To illustrate, take the number 137 and compare its straight binary and BCD codes.

$137_{(10)} = 10001001_{(2)}$ (Binary) $137_{(10)} = 000100110111$ (BCD)

The BCD code requires 12 bits while the straight binary code requires only 8 bits to represent 137. BCD is used in digital machines whenever decimal information is either applied as inputs or displayed as outputs. Digital voltmeter, frequency counters, and digital clocks, all use BCD because they display output information in decimal. BCD is not often used in modern high speed digital computers for the reason that the BCD code for a given decimal number requires more bits that the straight binary code and is therefore less efficient. This is important in digital computers because the number of places in memory where these bits can be stored is limited.





Example: convert each of the following BCD codes to decimal.



2- Gray Code:

The gray code is un-weighted and is not an arithmetic code; that is, there are no specific weights assigned to the bit positions. The important feature of the Gray code is that it exhibits only a single bit change from one code number to the next. Table (2) is a listing of the four bit gray code for decimal numbers 0 through 15. Notice the single bit change between successive gray code numbers. For instance, in going from decimal 3 to decimal 4, the gray code changes from 0010 to 0110, while the binary code changes from 0011 to 0100, a change of three bits. The only bit change is in the third bit from the right in the gray code; the other remain the same.

Table (2)

Decimal	Binary	Gray	Decimal	Binary	Gray
0	0000	0000	8	1000	1100
1	0001	0001	9	1001	1101
2	0010	0011	10	1010	1111
3	0011	0010	11	1011	1110
4	0100	0110	12	1100	1010
5	0101	0111	13	1101	1011
6	0110	0101	14	1110	1001
7	0111	0100	15	1111	1000
			ll		

Binary-to-Gray Conversion:

Conversion between binary code and Gray code is sometimes useful. in the conversion process, the following rules apply:

- The most significant bit (left-most) in the gray code is the same as the corresponding MSB in binary number.
- Going from left to right, add each adjacent pair of binary code bits to get the next gray code bit. Discard carry.

Example: convert the binary number 10110 to Gray code.

Step 1: the left-most Gray code digit is the same as the left-most binary code bit.

Step 2: add the left-most binary code bit to the adjacent one:

1 + 0 110	(Binary)
↓ 1 1	(Gray)

Step 3: add the next adjacent pair:

1	0 +	- 1 10	(Binary)
1	1	↓ 1	(Gray)

Step 4: add the next adjacent pair and discard the carry:

1	0	1 -	+ 1 0 ↓	(Binary)
1	1	1	Ó	(Gray)

Step 5: add the last adjacent pair:

	1	0	1	1 -	⊦0 	(Binary)
	1	1	1	0	♥ 1	(Gray)
ı—						
 	Hence the Gray Code is 11101					

Gray-to-Binary Conversion:

To convert from Gray code to binary, a similar method is used, but there are some differences. The following rules apply:

The most significant bit (left-most) in the binary code is the same as the corresponding bit in the Gray code.

✤ Add each binary code bit generated to the gray code bit in the next adjacent positions. Discard carry.

Example: convert the Gray code number 11011 to binary.

Step 1: the left-most bits are the same.

Step 2: add the last binary code bit just generated to the gray code bit in the next position. Discard the carry.

Step 3: add the last binary code bit generated to the next Gray code bit.

$$\begin{array}{ccccccc} 1 & 1 & \mathbf{0} & 11 & (Gray) \\ & & + & \downarrow \\ 1 & \mathbf{0} & 0 & (Binary) \end{array}$$

Step 4: add the last binary code bit generated to the next Gray code bit.

1	1	0	1 1	(Gray)
		-	⊦ ↓	
1	0	0	1	(Binary)

Step 5: add the last binary code bit generated to the next Gray code bit. discard carry.

Hence the final binary number is 10010

Example: (a) Convert the binary number 11000110 to Gray-code.

(b) Convert the Gray-code 10101111 to binary.

(a) Binary to Gray code:-

1 +	- 1 -	- 0 -	+ 0 +	F 0 H	- 1 -	+1-	+ 0
¥	¥	¥	¥	↓	¥	♦	↓
1	0	1	0	0	1	0	1

(b) Gray code to Binary:-



3- Excess-3 Code:

This is a digital code related to BCD that is derived by adding 3 to each decimal digit and then converting the result of that addition to 4-bit binary. This code is un-weighted. For instance, the excess-3 code for decimal 2 and 9 are:



The excess-3 code for each decimal digit is found by the same procedure. the entire code is shown in Table (3).

University of Technology Dept. of Communications Engineering

Table (3)					
Decimal	BCD	Excess-3			
0	0000	0011			
1	0001	0100			
2	0010	0101			
3	0011	0110			
4	0100	0111			
5	0101	1000			
6	0110	1001			
7	0111	1010			
8	1000	1011			
9	1001	1100			

Example: convert each of the following decimal number to Excess-3 code:

(a) 13 (b) 430

First, add 3 to each digit in the decimal number, and then convert each resulting 4-bit sum to its equivalent binary code.



<u>4- Alphanumeric Code:</u>

In order to be very useful, a computer must be capable of handling nonnumeric information. In other words, a computer must be able to recognize codes that represent numbers, letters, and special characters. These codes are classified as alphanumeric codes. The most common alphanumeric code, known as the American Standard Code for Information Interchange (ASCII), is used by most minicomputer and microcomputer manufacturers.

University of Technology Dept. of Communications Engineering

The ASCII is a seven-bit code in which the decimal digits are represented by the 8421 BCD code preceded by 011. The letters of the alphabet and other symbols and instructions are represented by other code combinations, shown in Table (4). For instance, the letter **A** is represented by 1000001 (41_{16}), the **comma** by 0101100 ($2C_{16}$) and the **ETX** (end of text) by 0000011 (03_{16}).

Table (4)

LSBs	MSBs							
LODS	000 (0)	001 (1)	010 (2)	011 (3)	100 (4)	101 (5)	110 (6)	111 (7)
0000	NUL	DLE	SP	0	@	Р	``	р
0001	SOH	DC1	!	1	А	Q	а	q
0010	STX	DC2	"	2	В	R	b	r
0011	ETX	DC3	#	3	С	S	С	S
0100	EOT	DC4	\$	4	D	Т	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	V
0111	BEL	ETB	6	7	G	W	g	W
1000	BS	CAN	(8	Н	Х	h	Х
1001	HT	EM)	9	Ι	Y	i	У
1010	LF	SUB	*	:	J	Z	j	Z
1011	VT	EXC	+	;	K	[k	{
1100	FF	FS	,	<	L	/	1	
1101	CR	GS	-	=	М]	m	}
1110	SO	RS	•	>	N	Ť	n	~
1111	SI	US	/	?	0	_	0	DEL

Example: determine the codes that are entered from the computer's keyboard when the following basic program statement is typed in. also express each in hexadecimal notation.

20 PRINT "A=";X

Character	ASCII	Hexadecimal
2	0110010	32
0	0110000	30
Space	0100000	20
Р	1010000	50
R	1010010	52
Ι	1001001	49
N	1001110	4E
Т	1010100	54
Space	0100000	20
	0100010	22
А	1000001	41
=	0111101	3D
"	0100010	22
;	0111011	3B
Х	1011000	58

Review Questions:

- 1. How many bits are required to represents the decimal numbers in the range from 0 to 999 using straight binary code? Using BCD code?
- 2. What is the binary weight of each 1 in the following BCD numbers?

(a) 0010 (b) 1000 (c) 0001 (d) 0100

3. Convert the following binary numbers to Gray codes?

(a) 1100 (b) 1010 (c) 11010

4. Convert the following Gray codes to binary?

(a) 1000 (b) 1010 (c) 11101

5. Convert the following decimal numbers to Excess-3 code?

(a) 3 (b) 87 (c) 349

6. Convert decimal 928 to Excess-3?

<u>1- Inverter (NOT Gate):</u>

The inverter performs the operation called inversion or complementation. The purpose of the inverter is to change the one logic level to the opposite level. In terms of bits, it changes a 1 to 0 and a 0 to a 1.

Inverter Truth Table

Input ()	Output ()	
0	1	
1	0	
	1	



2- AND Gate:

The AND Gate is one of the basic gates from which all logic functions are constructed. An AND gate can have two or more inputs and performs what is known as logical multiplication.

AND Gate Truth Table

Inp	outs	Output
Α	В	X
0	0	0
0	1	0
1	0	0
1	1	1



The total number of possible combinations of binary inputs to a gate is determined by the following formula:

Where N is the total possible combinations and n is the number of input variables. To illustrate, For two input variables: $N=2^2=4$ For three input variables: $N=2^3=8$ For four input variables: $N=2^4=16$

3- OR Gate:

The OR gate is one of the basic gates from which all logic functions are constructed. An OR gate can have two or more inputs and performs what is know as logical addition.

OR Gate Truth Table

Inputs		Output	
Α	В	X	
0	0	0	
0	1	1	
1	0	1	
1	1	1	



4- NAND Gate:

The NAND gate is a popular logic element because it can be used as a universal gate; that is; NAND gate can be used to perform the AND, OR, and Inverter operations, or any combination of these operations. The term NAND is a contraction of NOT-AND and implies an AND function with a complemented (Inverted) output.



University of Technology Dept. of Communications Engineering

NAND Gate Truth Table

Inputs		Output
Α	В	X
0	0	1
0	1	1
1	0	1
1	1	0



5- NOR Gate:

The NOR gate, like the NAND gate, is a very useful logic element because it can also be used as a universal gate; that is; NOR gate can be used to perform the AND, OR, and Inverter operations, or any combination of these operations.

NOR Gate Truth Table

Inp	outs	Output	Logic Symbol
Α	B	X	
0	0	1	
0	1	0	
1	0	0	
1	1	0	

The term NOR is contraction of **NOT-OR** and implies an OR function with an inverted output.



6- Exclusive-OR Gate (XOR):

The Exclusive-OR is actually formed by a combination of other gates.

XOR Gate Truth Table

Inputs		Output
Α	В	X
0	0	0
0	1	1
1	0	1
1	1	0



7- Exclusive-NOR Gate (XNOR):

The Exclusive-NOR is actually formed by a combination of other gates.

XNOR Gate Truth Table

Inp	outs	Output
Α	В	X
0	0	1
0	1	0
1	0	0
1	1	1



Example: (a) Develop the truth table for a 3-input AND gate.

(b) Determine the total number of possible input combinations for a 5-input AND gate.

For branch (a) there are eight possible input combinations for a 3-input AND gate.

	Input		Output
Α	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

For branch (b), $N=2^5 = 32$. There are 32 possible combinations of input bits for a 5-input AND gate.

Example: for the two input waveforms, A and B, sketch the output waveform, showing its proper relation to the inputs.



When either or both inputs are **HIGH**, the output is **HIGH** as shown by the output waveform X in the timing diagram.

Example: Sketch the output waveform for the 3-input NOR gate, showing the proper relation to the input.



The output X is **LOW** when any input is **HIGH** as shown by the output waveform X in the timing diagram.

Example: For the 4-input NOR gate operating as a negative-AND. determine the output relative to the inputs.



Boolean algebra:

Boolean algebra is the mathematics of digital systems. It is important that you understand is principles thoroughly because a basic knowledge of Boolean algebra is indispensable to the study and analysis of logic circuits. The Boolean expressions for the previously studied gates are as follows:

NOT Gate: if input is A, the output is

AND Gate: if inputs are A and B, the output is A.B

OR Gate : if inputs are A and B, the output is A+B

NAND Gate: if inputs are A and B, the output is

NOR Gate : if inputs are A and B, the output is

XOR Gate	: if inputs are A and B, the output is	$A \oplus B$
----------	--	--------------

The output of the inputs are in and D , the output is 11 - 1	XNOR Gate: if inp	its are A and B,	the output is	$A \odot B$
--	-------------------	------------------	---------------	-------------

Laws of Boolean algebra:

- 1. Commutative law:
- 2. Associative law:
- *3. Distributive law:* —

Rules for Boolean algebra:

Table (1) lists 12 basic rules that are useful in manipulating and simplifying Boolean expressions.

1.	A + 0 = A	7.	A.A=A
2.	A+1=1	8.	<i>A</i> . =0
3.	A.0=0	9.	=A
4.	A.1=A	10.	A + AB = A
5.	A + A = A	11.	A+ $B=A+B$
6.	A+=I	12.	(A+B)(A+C)=A+BC

Table (1)

Example: Prove that *A*+*AB*=*A*.

A + AB = A(1 + B)	Α	В	AB	A + AB
= A.1 = A	0	0	0	0
	0	1	0	0
	1	0	0	1
	1	1	1	1
	t	<u> </u>	ual —	

<u>Example</u>: Prove that $A + \overline{A}B = A + B$.

$A + \overline{AB} = (A + AB) + \overline{AB}$	A	В	$\overline{A}B$	$A + \overline{A}B$	A+B
$=(AA+AB)+\overline{A}B$	0	0	0	0	0
$= AA + AB + A\overline{A} + \overline{A}B$	0	1	1	1	1
$=(A+\overline{A})(A+B)$	1	0	0	1	1
= A + B	1	1	0	1	1
				↓ L <u>Eq</u> t	<u>ial</u>

DeMorgan's Theorem:

Two of the most important theorems of Boolean algebra were contributed by a great mathematician named DeMorgan. DeMorgan's theorems are extremely useful in simplifying expressions in which a product of sum of variables is inverted. The two theorems are:

$$1 - \overline{X + Y} = \overline{X} \cdot \overline{Y}$$

X	Y	$\overline{X+Y}$	$\overline{X}.\overline{Y}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0



 $2 - \overline{X \cdot Y} = \overline{X} + \overline{Y}$

X	Y	$\overline{X.Y}$	$\overline{X} + \overline{Y}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0

<u>Example:</u> Apply DeMorgan's theorem to the expressions: \overline{WXYZ} and $\overline{W + X + Y + Z}$. $\overline{WXYZ} = \overline{W} + \overline{X} + \overline{Y} + \overline{Z}$ $\overline{W + X + Y + Z} = \overline{WXYZ}$

Example: Apply DeMorgan's theorem to each of the following expressions:

(a) $\overline{(A+B+C)D}$ $\overline{(A+B+C)D} = \overline{(A+B+C)} + \overline{D}$ $= \overline{A}.\overline{B}.\overline{C} + \overline{D}$ $\overline{AB} + \overline{C}D + EF = \overline{(AB)}(\overline{C}D)(\overline{EF})$ $= (\overline{A}+B)(C+\overline{D})(\overline{E}+\overline{F})$

Simplification using Boolean algebra:

Many times in the application of Boolean algebra, we have to reduce a particular expression to its simplest form or change its form to a more convenient one to implement the expression most efficiently. The purpose of simplifying Boolean expression is to use the fewest gates possible to implement a given expression.
Example: Simplify the following expression: Y = AB + A(B + C) + B(B + C).

$$AB + A(B + C) + B(B + C) = AB + AB + AC + BB + BC$$
$$= AB + AB + AC + B + BC$$
$$= AB + AC + B + BC$$
$$= AB + AC + B = B + AC$$



Example: Simplify the expression:

$$\overline{ABC} + A\overline{BC} + \overline{ABC} + A\overline{BC} + A\overline{BC} + ABC$$
$$BC(\overline{A} + A) + A\overline{BC} + \overline{ABC} + A\overline{BC}$$
$$BC.1 + A\overline{B}(C + \overline{C}) + \overline{ABC}$$
$$BC + A\overline{B}.1 + \overline{ABC} = BC + \overline{B}(A + \overline{AC}) = BC + \overline{B}(A + \overline{C}) = BC + A\overline{B} + \overline{BC}$$

The Sum-of-Product (SOP) form:

When two or more product terms are summed by Boolean addition, the resulting expression is a sum of product (SOP). Some examples are:

AB + ABC $ABC + CDE + \overline{B}C\overline{D}$ $\overline{A}B + \overline{A}B\overline{C} + AC$



The Product-of-Sum (POS) form:

When two or more sum terms are multiplied, the resulting expression is a

Ш

product of sum (POS). Some examples are:

$$(\overline{A} + B)(A + \overline{B} + C)$$

$$(\overline{A} + \overline{B} + \overline{C})(C + \overline{D} + E)(\overline{B} + C + D)$$

$$(A + B)(A + \overline{B} + C)(\overline{A} + C)$$

$$A = A = B$$

$$B = C = D$$

$$C = D = X = (A + B)(B + C + A)(A + C)$$

$$A = C = A + B = C + C + A = C$$

I

Example: Convert each of the following expression to general SOP form.

(a)
$$AB+B(CD+EF)$$
 (b) $(\overline{A+B})+C$
(a): $AB+B(CD+EF)=AB+BCD+BEF$
(b): $\overline{(\overline{A+B})}+C = (\overline{\overline{A+B}})\overline{C} = (A+B)\overline{C} = A\overline{C} + B\overline{C}$

Example: Convert the following expression into standard SOP form.

$$ABC + \overline{AB} + ABCD$$

$$* A\overline{B}C = A\overline{B}C(D + \overline{D}) = A\overline{B}CD + A\overline{B}C\overline{D}$$

$$* \overline{AB} = \overline{AB}(C + \overline{C}) = \overline{AB}C + \overline{AB}\overline{C} = \overline{AB}C(D + \overline{D}) + \overline{AB}\overline{C}(D + \overline{D})$$

$$= \overline{AB}CD + \overline{AB}C\overline{D} + \overline{AB}\overline{C}D + \overline{AB}\overline{C}D$$

hence: ABC + AB + ABCD = ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD

Example: Convert the following expression into standard POS form.

$$(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)$$

$$\begin{aligned} *(A+\overline{B}+C) &= A+\overline{B}+C+D\overline{D} = (A+\overline{B}+C+D)(A+\overline{B}+C+\overline{D}) \\ *(\overline{B}+C+\overline{D}) &= \overline{B}+C+\overline{D}+A\overline{A} = (A+\overline{B}+C+\overline{D})(\overline{A}+\overline{B}+C+\overline{D}) \\ hence: (A+\overline{B}+C)(\overline{B}+C+\overline{D})(A+\overline{B}+\overline{C}+D) = (A+\overline{B}+C+D)(A+\overline{B}+C+\overline{D}) \\ &\quad (A+\overline{B}+C+\overline{D})(\overline{A}+\overline{B}+C+\overline{D})(A+\overline{B}+\overline{C}+D) \end{aligned}$$

Example: Determine if the circuit gives XOR, XNOR or neither in the output.



Example: Determine the Boolean expression for a three-input NOR gate followed by an inverter.

The expression at the NOR output is $(\overline{A + B + C})$, which is then fed through an inverter to produce:

$$X = (\overline{A + B + C}) = A + B + C$$



Example: Simplify the expression $Y = A\overline{B}D + A\overline{B}\overline{D}$.

$$Y = A\overline{B}(D + \overline{D}) = A\overline{B}.1 = A\overline{B}$$

Example: Simplify the expression $X = ACD + \overline{ABCD}$.

$$X = CD(A + \overline{AB}) = CD(A + B) = ACD + BCD$$

Example: Simplify the logic circuit shown in the Figure below.

The expression for output Z is:

$$Z = (\overline{A} + B)(A + \overline{B})$$
$$= \overline{A}A + \overline{A}\overline{B} + BA + B\overline{B}$$
$$= \overline{A}\overline{B} + AB$$

If we compare the resulting circuit with the original one, we see that both circuits contain the same number of gates and connections. In $_A$ this case, the simplification process produced $_B$ an equivalent, but not simpler circuit. Also one could notice that the resulting output is equivalent to exclusive NOR gate.



Example: Develop truth table for the expression $\overline{ABC} + A\overline{BC} + ABC$.

There are three variables in the domain, so there are eight possible binary values of the variables as listed in the left columns of Table (2).

Iable(2)			
A	В	С	X
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Table (2)

The Karnaugh Map (K-Map):

The Karnaugh map provides a systematic method for simplifying Boolean expression and, if properly used, will produce the simplest SOP or POS expression possible. The K-map, like a truth table, is a means for showing the relationship between logic inputs and the desired output. The K-map is an array of <u>Cells</u> in which each cell represents a binary value of the input variables. The cells are arranged in a way so that simplification of a given expression is simply a matter of properly grouping the cells. The number of cells in a Karnaugh map is equal to the total number of possible input variable combinations as is the number of rows in a truth table. For three variables, the number of cells is $2^3=8$. For four variables, the number of cells is $2^4=16$.

Three examples of K-maps for two, three, and four variables, together with the corresponding truth tables are shown in Figrue below:

Α	B	X	-			_	
0	0	1	$\overline{A}\overline{B}$			\overline{B}	В
0	1	0 —		$\overline{X} = \overline{A}\overline{B} + AB$	\overline{A}	1	0
1	0	0			A	0	1
1	1	1	AB				

Α	B	С	X
0	0	0	$1 \longrightarrow \overline{ABC}$
0	0	1	$-1 \longrightarrow \overline{ABC}$
0	1	0	$1 \longrightarrow \overline{ABC}$
0	1	1	$0 \qquad \qquad \overline{X = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C}$
1	0	0	$0 + \overline{ABC} + AB\overline{C}$
1	0	1	0
1	1	0	$1 \longrightarrow AB\overline{C}$
1	1	1	0

А	0	I	
	\overline{C}	С	
\overline{B}	1	1	
B	\overline{C}	<i>C</i>	

ĀB	1	0
AB	1	0
$A\overline{B}$	0	0

Α	B	С	D	X	
0	0	0	0	0	
0	0	0	1	1	\overline{ABCD}
0	0	1	0	0	
0	0	1	1	0	
0	1	0	0	0	
0	1	0	1	1	\overline{ABCD}
0	1	1	0	0	
0	1	1	1	0	
1	0	0	0	0	
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	0	
1	1	0	0	0	
1	1	0	1	1	ABCD
1	1	1	0	0	
1	1	1	1	1	ABCD

$$\overline{C}\overline{D}$$
 $\overline{C}D$ CD $C\overline{D}$

\overline{AB}	0	1	0	0
ĀB	0	1	0	0
AB	0	1	1	0
$A\overline{B}$	0	0	0	0

$\overline{X} = \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}D$)
$+ AB\overline{C}D + ABCL$)

Karnaugh Map SOP Minimization:

As stated in the last section, the Karnaugh map is used for simplifying Boolean expressions to their minimum form. A minimized SOP expression contains the fewest possible terms with the fewest possible variables per term. Generally, a minimum SOP expression can be implemented with fewer logic gates than a standard expression and this is the basic purpose in the simplification process. *Example:* Map the following SOP expression on a Karnaugh map:

$\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC$			
		\overline{C}	С
$\overline{ABC} \longrightarrow 001$ $\overline{ABC} \longrightarrow 010$	$\overline{A}\overline{B}$		1
$AB\overline{C} \longrightarrow 110$	$\overline{A}B$	1	
$ABC \longrightarrow 111$	AB	1	1
	$A\overline{B}$		

Example: Map the following SOP expression on a Karnaugh map: $\overline{A} + A\overline{B} + AB\overline{C}$

000 A ABC 001 ABC \overline{ABC} 010 ABC 011 100 ABC $A\overline{B}$ $A\overline{B}C$ 101 $AB\overline{C}$ $AB\overline{C}$ 110

	\overline{C}	С
\overline{AB}	1	1
ĀB	1	
AB	1	1
$A\overline{B}$	1	1

Looping:

The expression for output X can be simplified by properly combining these squares in the K-map which contains 1's. The process for combining these 1's is called **Looping**. Looping a pair of adjacent 1's in the K-map eliminates the variable that appears in complemented and un-complemented form as shown in the examples below:-

University of Technology Dept. of Communications Engineering







The \overline{KB} may contain a group of \overline{F} or \overline{B} of \overline{F} is that \overline{D} re adjacent to each other. This group is called a <u>guad</u>. The simplification of such groups is shown in the examples below:



 $\overline{C}\overline{D}$ $\overline{C}D$ CD $C\overline{D}$ 0 0 0 0 AB \overline{AB} 0 0 0 0 1 1 AB 1 1 $A\overline{B}$ 0 0 0 0 X = AB



X = BD

 $X = A\overline{D}$



Example: Simplify the following equation using Boolean algebra and Karnaugh map: $X = B.(A + \overline{B}).(B + C)$

1- Using Boolean algebra $X = B.(A + \overline{B}).(B + C)$ = (AB + 0).(B + C) = AB(B + C) = AB + ABC = AB(1 + C) = AB

2- Using Karnaugh map



Example: Use a Karnaugh map to minimize the SOP expression:-

Example: Use a Karnaugh map to minimize the SOP expression:- $\overline{BCD} + \overline{ABCD} + A\overline{BCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD}$.

The first term \overline{BCD} must be expanded into $A\overline{BCD}$ and \overline{ABCD} to get a standard SOP expression which is then mapped and the cells are grouped as shown in figure below:



Don't Care Condition:

Some logic circuit can be designed so that there are certain input conditions for which there are no specified output levels, usually because these conditions will never occur. In other words, there will be certain combinations of input levels where we "don't care" whether the output is **HIGH** or **LOW**. This is illustrated in the truth table below:-



Whenever "don't care" conditions occur, we have to decide which ones to change to 0 and which to 1 to produce the best K-map looping $\pi = 4$ simplest expression).

Karnaugh Map POS Minimization

In this section, we will focus on POS expressions instead of SOP. The approaches are much the same except that with POS expressions, 0's representing the standard sum terms are placed on the karnaugh map instead of 1's.

Example: Map the following POS expression on a karnaugh map. -1/

$\overline{A} + \overline{A}$	$\overline{B} + C +$	$D)(\overline{A} +$	$-B+\overline{C}$	$\overline{C} + \overline{D}$	A + B	$+\overline{C}+\overline{C}$	$D)(\overline{A} + \overline{B} + \overline{C} + \overline{L})$	\overline{D} $(A + B + \overline{C} + \overline{B})$	סֿ)
	1100		1011		0	010	1111	0011	
		00	01	11	10				
	ABCD	$\overline{C}\overline{D}$	$\overline{C}D$	CD	$C\overline{D}$				
00	\overline{AB}			0	0				
01	$\overline{A}B$								
11	AB	0		0			$\overline{A} + \overline{B} + \overline{C} + \overline{A}$	D	
10	$A\overline{B}$			0			$\overline{A} + B + \overline{C} + \overline{A}$	D	
		<u> </u>				7			

Example: Use a karnaugh map to minimize the POS expression:

$$(A + B + C)(A + B + \overline{C})(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + \overline{B} + C)$$

$$Out = A(\overline{B} + C)$$

keep in mind that this minimum POS expression is equivalent to the original standard POS expression grouping the 1's as shown yields a SOP expression that is equivalent to grouping the 0's .

$$\begin{array}{c|c} C & C \\ \hline AB & 0 & 0 \\ \hline AB & 0 & A \\ AB & 0 & A \\ \hline AB & 0 & 1 \\ A\overline{B} & 1 & 1 \end{array}$$



 $AC + A\overline{B} = A(\overline{B} + C)$

Basic Adders:

Adders are important not only in computers, but in many types of digital systems in which numerical data are processed. An understanding of the basic adder operation is fundamental to the study of digital systems. In this section, the half-adder and the full-adder are introduced.

1- The Half-Adder (H.A):

Recall the basic rules for binary addition as stated in the previous lectures:

These operations are performed by a logic circuit called a half-adder. The half-adder accepts two binary digits on its inputs and produces two binary digits on its outputs, a <u>Sum</u> bit and a <u>Carry</u> bit.

.....



Α	В	Cout	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



2- <u>The Full-Adder(F.A):</u>

The second basic category of adder is the Full-adder. The full-adder accepts three inputs including an input carry and generates a <u>Sum</u> output and output <u>carry.</u>



From the truth table:-

Α	В	C_{in}	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Example: Arrange two half-adders to form full-adder.



Parallel Binary Adders:

Adders that are available in integrated circuits form are parallel binary adders. As you saw in the previous section, a single full-adder is capable of adding two 1-bit numbers and an input carry. To add binary numbers with more than one bit, additional full-adders must be employed. To implement the addition of binary numbers, a full-adder is required for each bit in the numbers. So, for <u>2-bit</u> numbers, <u>two</u> adders are needed; for <u>4-bit</u> numbers, four adders are used; and so on.



Half- and Full- Subtractors:

Instead of using complements to subtract, circuits can subtract binary numbers directly.

1- <u>The Half-Subtractor (H.S):</u>

Recall the basic rules for binary subtraction as stated in the previous lectures:

These operations are performed by a logic circuit called a half-subtractor. The half-subtractor accepts two binary digits on its inputs and produces two binary digits on its outputs, a **<u>Difference</u>** bit and a **<u>Borrow</u>** bit.



Α	В	Borrow ()	Difference (D)
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0



2- <u>The Full-Subtractor (F.S):</u>

The half-subtractor handles only two bits at a time and can be used for the least significant column of a subtraction problem. To take care of a higher-

order column, we need a full-subtractor. The full-subtractor uses two half-subtractors And an OR gate as shown in figure below:



Input Borrow



Half- and Full- subtractors are analogous to half- and full- adders; by cascading half- and full- subtractors as shown in figure below, we have a system that directly subtract



<u>1's Complement Subtractors:</u>

The following figure shows a circuit that subtracts $B_3B_2B_1B_0$ from $A_3A_2A_1A_0$. The first four inverters complement each *B* bit to get , the 1's complement of $B_3B_2B_1B_0$. The full-adders add *A* and *B* and the end-around carry.



2's Complement Subtractors:



<u>2's Complement Adders/ Subtractors:</u>

The following figure shows an adder/subtractor based on the 2's complement. When SUB is **Low**, the *B* bits pass through the controlled inverter to the full-adder. Therefore; the full adder produces the sum of A&B. When SUB is **High**, the Bits are inverted before reaching the full-adder. Also, a High SUB adds a 1 to the first full-adders. This addition of 1 forms the 2's complement of *B*. therefore; the output of the full-adders is the difference of A&B.



Decoders:

The basic function of a decoder is to detect the presence of a specified combination of bits (code) on its inputs and to indicate the presence of that code by a specified output level. In its general form, a decoder has n lines to handle n bits and from one to 2^n output lines to indicate the presence of one or more n-bit combination.

Example: A decoder for binary number 1001.



Example: Determine the logic required to decode the binary number 1011 by producing a **HIGH** level on the output.

The decoding function can be formed by complementing only the variables that appear as 0 in the binary number, as follows:



Four bit binary Decoders:

In order to decode all possible combinations of four bits, sixteen decoding gates are required $(2^4=16)$. This type of decoder is commonly called a 4-line-to-16-line decoder because there are four inputs and sixteen outputs or a 1-of-16 decoder because for any given code on the inputs, one of the sixteen outputs is activated.



Pebble is added for each AND gate to produce active low output

Desimal	1	Binary	y Inpu	t								(Outp	ut						
Decimai	Аз	A2	A_1	A ₀	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
4	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
5	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
6	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
7	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
8	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
10	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
11	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
12	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
13	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
14	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
15	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Example: Design a 5-input to 32 decoder using 4 of (3×8) decoder and one of (2×4) decoder.



Example: Design the following Boolean function with a (3×8) decoder and OR

gate:

Α	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1



Example: Design a full adder cct. using a decoder of (3×8) and two OR gates.

Ci	Α	B	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Encoder:

An encoder is a combinational logic circuit that essentially performs a "reverse" decoder function. An encoder accepts an active level on one of its inputs representing a digit such as a decimal or octal digit, and converts it to a coded output, such as BCD or binary. Encoders can also be desired to encode various

symbols and alphabetic characters. The process of converting from familiar symbols or numbers to a coded format is called encoding.

Decimal to BCD Encoder:

This type of encoder has ten inputs – one for each decimal digit – and four outputs corresponding to the BCD code as shown in figure below. This is a basic 10-line-to-4-line encoder.

Decimal	D	С	B	Α
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



The expressions for output in term of decimal are:

Example: (4×2) encoder: where 4 = No. of input, 2 = No. of output.



\mathbf{d}_0	d 1	d ₂	d ₃	Χ	Y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1
0	0	0	1	1	1



Multiplexers (Data Selectors):

A multiplexer (MUX) is a device that allows digital information from several sources to be routed onto a single line for transmission over that line to a common destination. The basic multiplexer has several data-input lines and a single output line. It is also has data-select inputs, which permit digital data on any one of the inputs to be switched to the output line. Multiplexers are also known as data selectors.



Now let's look at the logic circuitry required to perform this multiplexing operation. The data output is equal to the state of the selected data input. Therefore, a logical expression for the output in terms of data input and the selected input may be derived.

> (Output equal D_0 only when $S_1=0$ and $S_0=0$) (Output equal D_1 only when $S_1=0$ and $S_0=1$) (Output equal D_2 only when $S_1=1$ and $S_0=0$) (Output equal D_3 only when $S_1=1$ and $S_0=1$)

When these terms are **OR**ed, the total expression for the data output is:



Example: Design the following boolean function using (4×1) MUX. . (A, B are used as a selector switches).

A	В	С	F		<i>C</i> —			I_0	I_1	I_2	I_3
0	0	0	0)	$C \longrightarrow MUX$ 4 - input	$f \vdash F$		0	2	4	6
0	0	1	1		C - impu		С	1	3	5	7
0	1	0	0	F=C				~	~	~	
0	1	1	1		 A	3		С	С	С	
1	0	0	0					٦			
1	0	1	1)		AB=00 results in F AB=01 results in F	=C				
1	1	0	1			AB=10 results in F	=C				
1	1	1	0			AB=11 results in F	=				

Example: Design the following boolean function using (4×1) MUX. $F(A, B, C) = \sum_{m} (1,3,5,6)$. (B, C are used as a selector switches).

Example: Design a (16×1) MUX using 2 of (8×1) MUX and one of (2×1) MUX.



Logic Circuits:

The digital cct. considered thus for have been combinational, i.e., the outputs at any instant of time are entirely dependant upon the inputs presents at that time. Although every digital system likely to have combinational circuits, most systems encountered in practice also includes memory elements, which require the system be described in terms of sequential logic.



The sequential logic cct. use combinational gates and F-F cct. in their design.

Latches:

The latches are a type of bi-stable storage device that in normally places in a category separate from that of flip-flops. Latches are basically similar to flip-flops because they are bi-stable devices that can reside in either of two states by virtue of feed back arrangement, in which the outputs are connected back to the opposite inputs. The main difference between latches and flip-flops is method used for changing their state.

S-R Latch (Basic F/F)



S	R	Qn	Q_{n+1}	
0	0	0	0	If S and $R = 0$
0	0	1	1	$Q_{n}=Q_{n+1}$ (no change)
0	1	0	0	S=0, R=1
0	1	1	0	Q_{n+1} (Reset)
1	0	0	1	S=0, R=0
1	0	1	1	Q_{n+1} (Set)
1	1	0	Х	S=1, R=1
1	1	1	Х	Q_{n+1} (Undefiend)



Example: $\overline{S}, \overline{R}$ waveforms in figure below applied to input of S-R latch, determine the waveform of Q. assume that Q is initially low.



Gated S-R Latch:

A gated latch requires an enable inputs (E_n) . The logic diagram and logic symbol for gated S-R latch are shown in following figure. The *S* and *R* inputs control the state to which the latch will go when <u>high</u> level is applied to E_n input. The latch will not change until the E_n input is <u>high</u>, but as long as it remains <u>high</u>,



Example: Determine the *Q* waveform if input shown in following figure are applied to a gated S-R latch that is initially RESET.



Edge-triggered Flip-Flops:

Flip-Flops are synchronous bi-stable devices. In this case the term synchronous means that the output changes state only at specified point on a triggering input called **Clock** (*designated* \underline{C} *as a control input*); that is, changes in output occur in synchronization with clock.

1. <u>S-R Edge triggered Flip-Flop:</u>



Example: Determine Q and \overline{Q} output waveform of Flip-Flops in the figure below. Assume that the positive edge triggered F/F is initially RESET.



Example: Find the output Q for the following input wave forms, assuming negative edge triggered J-K flip-flop.



3. <u>Delay Flip-Flop (D- Flip/Flop):</u>



Example: Find the output Q for the following input waveforms, assuming positive edge triggered D- flip/flop.



4. <u>|Toggle Flip-Flop (T- Flip/Flop):</u>



T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0



(Toggle Q_n)



Master-Slave Flip-Flops:

Another class of F/Fs is the master-slave. Although this type of F/Fs has largely been replaced by the edge-triggered devices, a limited selection is still available from Ic manufacturer. There are two basic types of Master-Slave F/F:-

- Pulse triggered: does not allow data changed while clock active.
- Data-look out: has no restriction.

In both types data are entered into F/Fs on the leading edge of the clock pulse, but the output does not reflect the input state until trailing edge.



Asynchronous inputs:

The flip-flops discussed before S-R, D, J-K, T inputs are called synchronous inputs because data on these inputs are transferred to the flip-flop output only on triggering edge of the clock pulse. That is, the data are transferred synchronously with the clock. Most integrated circuits flip-flops also have asynchronous inputs. These inputs are affecting the state of the flip-flop independent of the clock. They are normally labeled Preset (**PRE**) and Clear (**CLR**) or direct set (**SD**) and direct reset (**RD**) by some manufacturers.

- An active level on the preset input will *SET* the flip-flop.
- An active level on the clear input will *RESET* the flip-flop.

Example:



Conversion between flip-flops:

Qn	Q _{n+1}	D	Т	S	R	J	K
0	0	0	0	0	Х	0	X
0	1	1	1	1	0	1	X
1	0	0	1	0	1	Х	1
1	1	1	0	X	0	X	0

Example: Design a D- flip/flop using S-R flip/flop?

D	Qn	Q_{n+1}	S	R
0	0	0	0	Х
0	1	0	0	1
1	0	1	1	0
1	1	1	Х	0









Example: Design a T- flip/flop using J-K flip/flop?

Example: Find the output *Q* for the following input waveforms using the circuit below?



Propagation Delay Times:

A propagation delay is an interval of time required after an inputs signal has been applied for the resulting output change to occur. Several categories of propagation delay are important in the operation of F/F.

1. Propagation t_{PLH} as measured from the triggering edge of the clock pulse to the Low-to-High transition of output.



2. Propagation delay t_{PHL} as measured from the triggering edge of the clock pulse to the High-to-Low transition of output.



3. Propagation delay t_{PLH} as measured from the preset input to the Low-to-High transition of output.



4. Propagation delay t_{PHL} as measured from the clear input to the High-to-Low transition of the output.



Set up Time:

The set up time (t_s) is the minimum interval required for the logic levels to be maintained constantly on the inputs (J & K) or (S & R) or D prior to the triggering edge of the clock pulse in order the levels to be reliably clocked into the F/F. This is illustrated in the figure below.



Hold Time:

The hold time (t_h) is the minimum interval required for the logic levels to remain on the input after the triggering edge of the clock pulse in order the levels to be reliably clocked into the F/F. This is illustrated in the figure below for D flip-flop.



Asynchronous Counter:

The term asynchronous refers to events that do not have a fixed time relationship with each other and, generally, do not occur at the same time. An asynchronous counter is one in which the flip-flop within the counter do not change states at exactly the same time because they do not have a common clock pulse.



• <u>A 2-bits Asynchronous Binary Counter:</u>

• <u>A 3-bits Asynchronous Binary Counter:</u>



Clock Pulse	Q_2	Q_1	Q0
Initially	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0


Example: A 4-bit asynchronous counter as shown in figure below. Each F/F is a negative edge triggered. Draw the timing diagram.









Example: Show how an asynchronous counter can be implemented having a modulus of twelve with a straight binary sequence from 0000 through 1011.



